

FIG. 4A Prior Art




FIG. 4B Prior Art






FIG. 4C Prior Art


## ETOX NOR Array (on P-sub)



		Erase	Erase Erase	Erase	Correction	Correction***
			Verify*	Inhibit**	Verify***	
	BLn	0V	Λ0	Λ0	0V	0N
	BLn+1	0V	+1V	Λ0	+1V	+5V
Dleak 0	BT1(0)	0V	Λ0	Λ0	0V	0N
(selected)	WL0(0)	-10V	Versvfy	-10V	0V	0N
(pananae)	ST0(0)	+5V	0V	+5V	0V	0N
	WL1(0)	-10V	-4V	-10V	Vcorvfy	Vcorr
	WL2(0)	-10V	-4V	-10V	-4V	-4V
	SLm(0)	+5V	Λ0	$\Lambda 0$	Λ0	0N
	WL511(0) -10V	-10V	-4V	$\Lambda 0$	-4V	-4V
	BT2(0)	Λ0	Vdd	$\Lambda 0$	Vdd	+10V
D1. 15	BT1(n)	00	Λ0	$\Lambda 0$	00	0N
DIOCK II	WL0(n)	Λ0	Λ0	$\Lambda 0$	0N	00
(IIOII-   selected)	SL0(n)	Λ0	Λ0	$\Lambda 0$	0V	Λ0
(paparas	WL1(n)	Λ0	$\Lambda 0$	0V	0V	Λ0
	WL2(n)	00	Λ0	$\Lambda 0$	0V	Λ0
	SLm(n)	Λ0	Λ0	$\Lambda 0$	0V	00
	WL511(n)	Λ0	Λ0	Λ0	0N	Λ0
	BT2(n)	Λ0	Λ0	Λ0	$\Lambda 0$	0N

Note: \* M3 is selected \*\* M12, M13, M14 and M15 are selected \*\*\* M7 is selected; M0, M1, M2 and M3 pass the verification of correction








FIG. 8




FIG. 9A Prior Art




FIG. 9B





FIG. 10 Prior Art

		Erase	Erase Erase	Erase	Correction	Correction***
			Verify*	Inhibit**	Verify*	
	BLm	Λ0	+1V	$\Lambda 0$	+1V	0N
	BLm+1	0V	+1V	Λ0	+1V	+5V
	BLm+2	0V	+1V	$\Lambda 0$	+1V	0N
	BLm+3	0V	+1V	$\Lambda 0$	+1V	+5V
	BT1(0)	Ndd	ppA	ppA	Vdd	+10V
Block 0	WL0(0)	-15V	Versvfy	-15V	Vcorvfy	Vcorr
(selected)	WL1(0)	-15V	-4V	-15V	-4V	+2.5V
	WL31(0)	-15V	-4V	$\Lambda 0$	-4V	+2.5V
	SL(0)	Λ0	Λ0	$\Lambda 0$	0V	Λ0
	ST1(0)	Ndd	ppA	ppA	Vdd	Λ0
-	BT1(n)	Λ0	Λ0	$\Lambda 0$	0V	Λ0
Block n	WL0(n)	Λ0	Λ0	$\Lambda 0$	0V	Λ0
(non-	WL1(n)	Λ0	Λ0	Λ0	0V	Λ0
selected	WL31(n)	Λ0	Λ0	Λ0	0V	Λ0
	SL(n)	Λ0	Λ0	Λ0	0V	Λ0
	ST1(n)	Λ0	Λ0	Λ0	$\Lambda 0$	Λ0
			•			

Note: \* Ma, Mb, Mc and Md are selected
\*\* Mi, Mj, Mk and Ml are selected
\*\*\* Mb and Md are correction inhibit
Ma and Mc are corrected



## **Correction Operations**




FIG. 12B